ABSTRACT
INTRODUCTION
Security of cryptographic devices is very important now-a-days mainly in devices like smart cards. But their security depends on the security of cryptographic algorithm and the secret key. However there are some methods that break the security by attacking the physical implementation of the cryptographic device.
Side channel attacks are considered as a threat for cryptographic hardware. These attacks are accelerated by just observing the respective target. These observational results yield the secret key. Differential Power Analysis (DPA) [1] - [4] takes the advantage of the fact that power consumption of digital circuits depends on the data being processed. That is even if a small relationship between the switching activity and the data being processed is known the secret key is disclosed. So just by observing the variations in the power consumption the secret key is revealed.
Many measures have been introduced to defeat DPA since they are introduced. Dual-Rail Precharge Logic (DPL) is a counter-measure which aims at making the circuit switching activity constant and independent of the data being processed. There are various counter-measures at different levels of abstraction. Masking is one approach at algorithmic level [5] - [6] At the circuit level the approach is quite different. That is if the side channel information is prevented from being created then there is no way for the information to be leaked. This is done by making the power consumption constant without varying. Sense Amplifier Based logic (SABL) is one such logic [2] .
Another solution has been proposed in [6] - [7] : A Three Phase Dual rail pre-charge logic where an additional third a phase called Discharge phase in addition to the existing Pre-charge and Evaluation phases is introduced to discharge the output that is high even after the evaluation phase.
This paper proposes a novel approach which shows lower overhead in terms of power consumption. The novel approach uses the concept of charge recycling. However the early propagation leakage [8] - [10] is a leakage in CRTDPL as in SABL and TDPL because of pull down network but enhanced pull down network introduced for SABL [9] can be used to CRTDPL also. The new charge recycling three-phase dual-rail pre-charge logic inverter (CRTDPL) operation is summarized in section 2. The flip-flop implementation is presented in section 3 Section 4 contains simulation results. Comparison results and Voltage and temperature variations are carried out in section 4. Finally conclusion is presented in section 5.
CHARGE RECYCLING THREE-PHASE DUAL-RAIL PRE-CHARGE LOGIC INVERTER (CRTDPL)
Charge recycling TDPL (CRTDPL) like SABL and TDPL is Domino logic, so CMOS inverters must be inserted between two cascaded gates to avoid glitches when NMOS-NMOS and NMOS-PMOS devices are cascaded. By doing this inputs to the logic gate at the evaluation phase beginning are low and also the outputs driving the gate are pre-charged to V DD and one output goes high when one evaluates. figure 3 . The CRTDPL retains the three phase operation of TDPL [7] . It has three clock signals pre-charge, evaluate and discharge. The two inverters differ in one point. The two PMOS transistors that pre-charge the output nodes are replaced by only one PMOS transistor between the output nodes of the CRTDPL. CRTDPL consumes less power because of charge recycling. During the evaluation phase the charge is stored at one of the output nodes of the inverter. This charge is used to charge the other output node in the subsequent pre-charge phases. As a result less charge comes from the power supply, thus low power consumption profile is exhibited by CRTDPL inverter. The flip-flop uses two inverters which are having the evaluate clock signal inverted. The flipflop's operation is similar to the TDPL flip-flop presented in [7] but the only difference is the way the intermediary circuit is designed. The intermediary circuit that drives the input inverter outputs to the SR latch in [7] is replaced by a NAND gate that performs same operation of intermediary circuit. By doing this the power consumption of the flip-flop is reduced. 
SIMULATION RESULTS

Simulation Environment
All the circuits have been simulated using Cadence Virtuoso tool using 45nm technology. Both CRTDPL inverter and TDPL inverter and also TDPL flip-flop and CRTDPL flip-flop are simulated on same input patterns.
Simulation Comparison
In this section proposed design CRTDPL is compared with the existing TDPL family. Table 1 shows comparison results of CRTDPL and TDPL inverters and Flip-Flops in 45nm technology. It shows that CRTDPL consumes low power compared to TDPL. Figure 6 shows the histogram of the CRTDPL and TDPL inverter and flip-flop in 45nm technology. Simulation results show improvement in power consumption in inverter up to 60% while CRTDPL flip-flop consumes 49% less power compared to TDPL flip-flop. Table 2 shows the power consumption variation of CRTDPL inverter and flip-flop for various supply voltages ranging from 0.4 to 1.2V. From the table it is clear that the power consumption increases as supply voltage increases. Table 2 shows the power consumption variation of CRTDPL inverter and flip-flop for various temperatures ranging from -27 0 C to 70 0 C. From the table it is clear that the power consumption increases as temperature increases. Figure 8 shows the various graphs representing power consumption variation with various temperatures and supply voltages.
CONCLUSIONS
A charge recycling TDPL inverter that shows resistance to DPA attacks is introduced and using the CRTDPL inverter a flip-flop is designed and compared to the existing TDPL flip-flop. From the experimental results in 45 nm CMOS process it follows that the proposed implementation of CRTDPL inverter 60% power efficient compared to TDPL inverter. The CRTDPL flip-flop consumes around 50% lower power than that of TDPL flip-flop. Also the variation of power consumption with various temperatures and supply voltages is carried out.
